# Implementing and morphing Boolean gates with adaptive synchronization: The case of spiking neurons 

J. Yang ${ }^{\text {a,b, }}$, E. Primo ${ }^{\text {b,c, }}$, D. Aleja ${ }^{\text {b,c, d,* }}$, R. Criado ${ }^{\text {b,c,d }}$, S. Boccaletti ${ }^{\text {b,c,e,f }}$, K. Alfaro-Bittner ${ }^{\text {b,c }}$<br>${ }^{a}$ Unmanned Systems Research Institute, Northwestern Polytechnical University, Xi'an 710072, Shaanxi, PR China<br>${ }^{\text {b }}$ Universidad Rey Juan Carlos, Calle Tulipán s/n, Móstoles 28933, Madrid, Spain<br>${ }^{\text {c }}$ Laboratory of Mathematical Computation on Complex Networks and their Applications, Universidad Rey Juan Carlos, Calle Tulipán s/n, Móstoles 28933, Madrid, Spain<br>${ }^{\mathrm{d}}$ Data, Complex Networks, and Cybersecurity Research Institute, Universidad Rey Juan Carlos, 28028, Madrid, Spain<br>${ }^{\mathrm{e}}$ Moscow Institute of Physics and Technology, Dolgoprudny 141701, Moscow, Russian Federation<br>${ }^{\mathrm{f}}$ CNR - Institute of Complex Systems, Via Madonna del Piano 10, I-50019 Sesto Fiorentino, Italy

## ARTICLE INFO

## Keywords:

Boolean logical gates
Synchronization
Dynamical systems
Spiking neurons


#### Abstract

Boolean logic is the paradigm through which modern computation is performed in silica. When nonlinear dynamical systems are interacting in a directed graph, we show that computation abilities emerge spontaneously from adaptive synchronization, which actually can emulate Boolean logic. Precisely, we demonstrate that a single dynamical unit, a spiking neuron modeled by the Hodgkin-Huxley model, can be used as the basic computational unit for realizing all the 16 Boolean logical gates with two inputs and one output, when it is coupled adaptively in a way that depends on the synchronization level between the two input signals. This is realized by means of a set of parameters, whose tuning offers even the possibility of constructing a morphing gate, i.e., a logical gate able to switch efficiently from one to another of such 16 Boolean gates. Extensive simulations demonstrate the efficiency and the accuracy of the proposed computational paradigm.


## 1. Introduction

Boolean logic is that branch of algebra that defines logical operations on variables which may assume only a truth or false value, denoted respectively as 1 and 0 . Its fundamental concepts and main principles were set already in 1847 by George Boole, in his book entitled "The Mathematical Analysis of Logic" [1]. But it was only in the early 20th century that the American mathematician and electrical engineer Claude Shannon described (in his MIT master thesis) the equivalence of Boolean logic to the binary properties of electrical switches performing logic functions [2], which later became the foundation of digital circuit design. Thanks to the successive, continuous, and progressive technological advances in the miniaturization of electronic components (such as high-speed circuits, or capacitive or ferromagnetic storage devices), all Computer Processing Units (CPU's) which are today equipping our smart-phones, desktops and laptops perform their functions via Boolean logic.

In more recent years, the interest shifted from Boolean computability
toward defining alternative paradigms of computation, in a trial to unveil some mechanisms through which information processing takes place, for instance, in human or animal brains, and to set new paradigms for logical operations in bio-informatics and quantum computing. When computation is investigated in connection with dynamical systems and neural networks, a fertile approach which has been introduced is that of reservoir computing. There, input signals are mapped into higher dimensional spaces through the (transient) dynamics of a non-linear system (the reservoir).The accuracy and efficiency of this technique in performing computation has been demonstrated in several different configurations and task resolving problems [3-7].

Another proposed method was that of showing that computation abilities may emerge spontaneously from adaptive synchronization [8-10], when nonlinear dynamical systems are interacting in a directed graph via a coupling that adapts itself to the synchronization level between two input signals. In this paper, we follow this latter approach, and show how a single dynamical unit, a spiking neuron modeled by the Hodgkin-Huxley model [11], can be used as the basic computational

[^0]unit for realizing all the 16 Boolean logical gates with two inputs and one output, and how a suitable tuning of a set of parameters provides actually a morphing gate, i.e., a logical gate able to switch from one to another of such 16 logical functions.

The paper is organized as follows: in Section 2 we describe the basic model allowing to use the dynamics of a single spiking neuron as a computational unit. In Section 3 we show how the 16 logical gates can be implemented as a function of 8 morphing parameters, and give two illustrative examples: the OR and the universal NAND gates. Finally, Section 4 reports our discussions and conclusions.

## 2. The computational paradigm

Our basic computational unit is pictorially sketched in Fig. 1a). It consists of two input ports $A$ and $B$, one output port $[O(t)]$, and a dynamical system, namely a neuron whose internal dynamics [ID $(t)$ ] evolves in time following the Hodgkin-Huxley model
$C_{m} \frac{d V}{d t}=I-G_{n}-W\left(V_{A}-V\right)$,
where $V$ stands for the membrane potential of the excitable neuron, $C_{m}$ is the membrane capacitance, and $I$ is the ionic membrane current [11].

Let us assume to have a networked ensemble of such computational units. We also assume that the input arriving to one of these units be described by $W=W\left(\Delta V_{A B}, \mu\right)$, i.e., be a function of a coupling parameter and depends on the difference of the membrane potentials entering ports $A$ and $B$. Furthermore, each neuron is under the influence of $i$ ) an external source of Gaussian white noise $G_{n}(t)$ that equally affects all units of the ensemble and ii) the existence of a reference signal $R(t)$. The 1 -state is postulated to be that spiking dynamical state which is synchronous with $R$.

Notice that, in the absence of network interactions, each neuron would evolve according to its own internal dynamics. However, due to the very well-known phenomenon of noise induced synchronization in spiking-like dynamics [12-14], the term $G_{n}(t)$ will induce the internal dynamics $I D$ of all units to synchronize, after a suitable transient, to a unique dynamical state $S(t)$, which, from now on, will be associated to the 0 -state.

As for $V_{A}$ and $V_{B}$ (i.e., the input voltages entering from ports A and B ),
(a)

(c)

(b)


Fig. 1. The computational unit. Schematic representation of the computational unit. (a) The unit is constituted by 1) a neuron whose internal dynamics (ID) follows Eq. (2.1), 2) two input ports $A$ and $B$, and 3) the output port $O(t)$. The input voltage entering from port $A(B)$ is given by a linear combination of signals $I_{1}(t), I_{2}(t), R(t)$, and $S(t)$, as described in Eq. 2.2. (b) The stability of the equilibria points of Eq. (2.3), for $\mu=0.25, k=0.3, w_{1}=0.5$, and $w_{2}=1$. (c) The outputs $O(t)$ when $i) V_{A} \approx V_{B}$ and $\left.i i\right) V_{A} \not \approx V_{B}$.
they can be defined as linear combinations of $I_{1}(t), I_{2}(t)$ (the two input signals which will be actually processed by the computational unit), $R$ $(t)$, and $S(t)$, i.e.,

$$
\begin{align*}
V_{A} & =a_{1} I_{1}(t)+a_{2} I_{2}(t)+a_{3} R(t)+a_{4} S(t), \\
V_{B} & =b_{1} I_{1}(t)+b_{2} I_{2}(t)+b_{3} R(t)+b_{4} S(t) . \tag{2.2}
\end{align*}
$$

On its turn, this leads to the introduction of eight morphing parameters ( $a_{1}, a_{2}, a_{3}, a_{4}, b_{1}, b_{2}, b_{3}, b_{4}$ ) which, as we will see momentarily, define the logical operation that the unit is performing on the input signals $I_{1}$ and $I_{2}$.

Finally, in the Hodgkin-Huxley model [11], the ionic membrane current $I$ comes from the contributions of sodium ( Na ), potassium ( K ) and other ( $l$ ) ions' currencies, such that $I=-\left(I_{l}+I_{K}+I_{N a}\right)$ where $I_{l}=$ $g_{l}\left(V-V_{l}\right)$, and $I_{N a}$ is defined as

$$
\begin{aligned}
I_{N a} & =g_{N a} m^{3} h\left(V-V_{N a}\right) \\
\frac{d m}{d t} & =\alpha_{m}(1-m)-\beta_{m} m \\
\frac{d h}{d t} & =\alpha_{h}(1-h)-\beta_{h} h \\
\alpha_{m} & =\frac{0.1(V+25)}{e^{\frac{V+25}{10}}-1} \\
\beta_{m} & =4 e^{\frac{V}{18}} \\
\alpha_{h} & =0.07 e^{\frac{V}{20}} \\
\beta_{h} & =\frac{1}{\frac{V+30}{10}}+1
\end{aligned}
$$

## and $I_{K}$ is given by

$I_{K}=g_{K} n^{4} h\left(V-V_{K}\right)$,
$\frac{d n}{d t}=\alpha_{n}(1-n)-\beta_{n} n$,
$\alpha_{n}=\frac{0.01(V+10)}{e^{\frac{V-10}{10}-1}}$,
$\beta_{n}=0.125 e^{\overline{80}}$.
Additionally, the strength $W$ of the coupling to the input signal that enters from port $A$ evolves as
$\dot{W}=-W\left(W-w_{1}\right)\left(W-w_{2}\right)+k\left[\Delta V_{A B}-\mu\right]$,
where $k$ is an adaptation speed, $\Delta V_{A B}$ is a positive function that quantifies the synchronization error between the voltages or signals entering from port A and B , and $\mu$ is a threshold used to filter small synchronization errors coming from random sources of noise. Unless otherwise specified, the parameters used in our study are $\mu=0.25$ and $k=0.3$.

The stability properties of the equilibria of Eq. (2.3) depend on the parameters $w_{1}, w_{2}, k, \mu$, and $\Delta V_{A B}$. Panel (b) in Fig. 1 shows the stability properties of such equilibria, by considering that Eq. (2.3) can be written as $\dot{W}=-\delta F / \delta W$ with $F=W^{4} / 4-\left(w_{1}+w_{2}\right) W^{3} / 3+w_{1} w_{2} W^{2} / 2-$ $k\left(\Delta V_{A B}-\mu\right) W$.

The adaptive dynamics of $W\left(\Delta V_{A B}, \mu\right)$ induces alternation of synchronization and desynchronization processes, in that it drives the coupling strength toward zero (or close to zero) or to a positive value. Precisely, if $V_{A} \approx V_{B}$, then $W \approx 0$ and the dynamics of the unit synchronizes to the state $S(t)$ induced by influence of the Gaussian white noise, i.e.,
$O(t)=S(t), \quad V_{A} \approx V_{B}$.

Instead, if $V_{A} \not \approx V_{B}, W$ will converge toward a positive value, and therefore the dynamics of the unit will synchronize to that exhibited by the voltage entering from port A, i.e.,
$O(t)=V_{A}(t), V_{A} \not \approx V_{B}$.
It is worth mentioning that the latter condition can be rigorously proven only when $V_{A}$ exhibits a dynamics which is compatible with the Hodgkin-Huxley model, i.e. when either $V_{A}=R$ or $V_{A}=S$. In the more general case of Eqs. 2.2 i.e., when $V_{A}$ is a generic linear combination of $I_{1}(t), I_{2}(t), R(t)$, and $S(t)$ the condition is not automatically guaranteed and has to be checked numerically.

## 3. Implementation of the Boolean logical gates

### 3.1. The general procedure

The goal is to use the computational unit described in the previous section for implementing all the 16 possible logic Boolean operations (corresponding to two inputs and one output) whose truth table is reported in Table 1. Any of such logic operations returns 0 or 1 depending on the values (also 0 or 1 ) that the two inputs ( $p, q$ ) are featuring. In our framework, the latter sentence means that the output of our neuron dynamics will be $S(t)$ (the 0 -state) or $R(t)$ (the 1 -state), depending on the signals $I_{1}(t)$ and $I_{2}(t)$ that, in this case, are playing the role of $p$ and $q$. As it can be seen from Eq. (2.2), there are eight unknown morphing parameters, whose values actually define the specific gate that is being implemented. The method for their determination can be described as follows.

The first step is to consider the inputs $I_{1}$ and $I_{2}$ of the "true table". Both inputs are necessarily synchronized to either $S$ (and therefore take the value 0 ) or $R$ (and therefore take the value 1 ). In addition, each pairs $\left(I_{1}, I_{2}\right)$ defines $V_{A}$ and $V_{B}$ : if $\left(I_{1}, I_{2}\right)=(R, R)$ then $V_{A}=\left(a_{1}+a_{2}+a_{3}\right) R+$ $a_{4} S$ and $V_{B}=\left(b_{1}+b_{2}+b_{3}\right) R+b_{4} S$, see Table 2, which is valid regardless on the specific logic gate to be implemented.

Once the expressions for the input voltages entering ports $A$ and $B$ ( $V_{A}$ and $V_{B}$ ) are calculated, one immediately obtains a set of equations by applying the condition (2.4) (when $O(t)=S$ ) or (2.5) (when $O(t)=$ $V_{A}$ ) to each row of Table 2. To illustrate such a latter step, let us suppose

Table 1
The truth table for the 16 Boolean logic gates: contradiction $\perp$, logical conjunction AND, material no-implication $\rightarrow$, converse no-implication $\nleftarrow$, logical NOR, projection functions $p$ and $q$, logical bi-conditional XNOR, tautology T, logical NAND, material implication $p \rightarrow q$, converse implication $p \leftarrow q$, logical disjunction OR, negations $\neg p$ and $\neg q$, and exclusive disjunction XOR.

| $(\mathrm{p}, \mathrm{q})$ | $\perp$ | AND | $\nrightarrow$ | $\nless$ |
| :--- | :--- | :--- | :--- | :--- |
| $(1,1)$ | 0 | 1 | 0 | 0 |
| $(1,0)$ | 0 | 0 | 1 | 0 |
| $(0,1)$ | 0 | 0 | 0 | 1 |
| $(0,0)$ | 0 | 0 | 0 | 0 |
| $(\mathrm{p}, \mathrm{q})$ | NOR | p | q | XNOR |
| $(1,1)$ | 0 | 1 | 1 | 1 |
| $(1,0)$ | 0 | 1 | 0 | 0 |
| $(0,1)$ | 0 | 0 | 1 | 0 |
| $(0,0)$ | 1 | 0 | 0 | 1 |
| $(\mathrm{p}, \mathrm{q})$ | T | NAND | $\mathrm{p} \rightarrow \mathrm{q}$ | $\mathrm{p} \leftarrow \mathrm{q}$ |
| $(1,1)$ | 1 | 0 | 1 | 1 |
| $(1,0)$ | 1 | 1 | 0 | 1 |
| $(0,1)$ | 1 | 1 | 1 | 0 |
| $(0,0)$ | 1 | 1 | 1 | 1 |
| $(\mathrm{p}, \mathrm{q})$ | OR | $\neg \mathrm{p}$ | $\neg \mathrm{q}$ | XOR |
| $(1,1)$ | 1 | 0 | 0 | 0 |
| $(1,0)$ | 1 | 0 | 1 | 1 |
| $(0,1)$ | 1 | 1 | 0 | 1 |
| $(0,0)$ | 0 | 1 | 1 | 0 |

Table 2
General expressions for the voltages $V_{A}$ and $V_{B}$ when the controllable signals $I_{1}$ and $I_{2}$ are $R$ (1-state) or $S$ ( 0 -state).

| $\left(I_{1}, I_{2}\right)$ | $V_{A}$ | $V_{B}$ |
| :--- | :--- | :--- |
| $(R, R)$ | $\left(a_{1}+a_{2}+a_{3}\right) R+a_{4} S$ | $\left(b_{1}+b_{2}+b_{3}\right) R+b_{4} S$ |
| $(R, S)$ | $\left(a_{1}+a_{3}\right) R+\left(a_{2}+a_{4}\right) S$ | $\left(b_{1}+b_{3}\right) R+\left(b_{2}+b_{4}\right) S$ |
| $(S, R)$ | $\left(a_{2}+a_{3}\right) R+\left(a_{1}+a_{4}\right) S$ | $\left(b_{2}+b_{3}\right) R+\left(b_{1}+b_{4}\right) S$ |
| $(S, S)$ | $a_{3} R+\left(a_{1}+a_{2}+a_{4}\right) S$ | $b_{3} R+\left(b_{1}+b_{2}+b_{4}\right) S$ |

that the output signal for $\left(I_{1}, I_{2}\right)=(R, R)$ is $R$. Then, condition (2.5) must be satisfied, yielding

$$
\left.\begin{array}{ccc}
O(t)=V_{A}=R & \rightarrow & a_{1}+a_{2}+a_{3}=1 \wedge a_{4}=0  \tag{3.1}\\
V_{A} \not \approx V_{B} & \rightarrow & b_{1}+b_{2}+b_{3} \neq 1 \vee b_{4} \neq 0
\end{array}\right\}
$$

Eventually, the procedure leads to a set of equations whose solution is, in principle, not unique. In other words, all the conditions on the morphing coefficients defining the 16 possible Boolean logic cases are satisfied for a family of solutions. Table 3 reports one of such possible solutions for each of the 16 gates. For the sake of clarity and exemplification, in the next subsections we illustrate the family of solutions corresponding to some specific case, starting from the logical disjunction (OR) gate.

### 3.2. The OR Gate

The logical disjunction gate is that gate whose output $O(t)$ is $S$ (0state) when $I_{1}=I_{2}=S(p=q=0)$ and $R$ otherwise. Application of the method described in the previous subsection yields the following set of equations

- $\left(I_{1}, I_{2}\right)=(R, R) \rightarrow O(t)=R$,
a) $\left.O(t)=V_{A} \rightarrow a_{1}+a_{2}+a_{3}=1 \wedge a_{4}=0\right\}$
b) $\quad V_{A} \not \not \approx V_{B} \rightarrow b_{1}+b_{2}+b_{3} \neq 1 \vee b_{4} \neq 0$. $\}$
- $\left(I_{1}, I_{2}\right)=(R, S) \rightarrow O(t)=R$,
a) $\left.O(t)=V_{A} \rightarrow a_{1}+a_{3}=1 \wedge a_{2}+a_{4}=0\right\}$
- $\left(I_{1}, I_{2}\right)=(S, R) \rightarrow O(t)=R$,
a) $\left.O(t)=V_{A} \rightarrow a_{2}+a_{3}=1 \wedge a_{1}+a_{4}=0\right\}$
b) $\quad V_{A} \not \not V_{B} \rightarrow b_{2}+b_{3} \neq 1 \vee b_{1}+b_{4} \neq 0$. $\}$

Notice that Eqs. (3.2-3.4) are directly determined from Eq. (2.5). The remaining logical operation $\left(\left(I_{1}, I_{2}\right)=(S, S) \rightarrow O(t)=S\right.$ ) leads to two

Table 3
A possible choice of the morphing parameters realizing the different 16 Boolean logic gates.

| Gate | $a_{1}$ | $a_{2}$ | $a_{3}$ | $a_{4}$ | $b_{1}$ | $b_{2}$ | $b_{3}$ | $b_{4}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\perp$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| AND | 0 | 1 | 0 | 0 | -1 | 1 | 0 | 1 |
| $\rightarrow$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\nleftarrow$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| NOR | 0 | -1 | 1 | 1 | 1 | 0 | 0 | 0 |
| p | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| q | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| XNOR | -1 | 1 | 1 | 0 | 0 | 0 | 2 | -1 |
| T | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| NAND | 0 | 0 | 1 | 0 | 2 | -1 | 0 | 0 |
| p $\rightarrow \mathrm{q}$ | 0 | 0 | 1 | 0 | 1 | -1 | 0 | 1 |
| p $\leftarrow \mathrm{q}$ | 0 | 0 | 1 | 0 | -1 | 1 | 0 | 1 |
| OR | 0 | 0 | 1 | 0 | -1 | -1 | 1 | 2 |
| $\neg \mathrm{p}$ | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| $\neg \mathrm{q}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| XOR | -1 | -1 | 2 | 1 | 0 | 0 | 2 | -1 |

separate conditions

- Condition 2.4, $V_{A} \approx V_{B}$

$$
\begin{equation*}
\rightarrow a_{1}+a_{2}+a_{4}=b_{1}+b_{2}+b_{4} \wedge a_{3}=b_{3} . \tag{3.5}
\end{equation*}
$$

- Condition 2.5
a) $\left.O(t)=V_{A} \rightarrow a_{1}+a_{2}+a_{4}=1 \wedge a_{3}=0.\right\}$
b) $\quad V_{A} \not \approx V_{B} \rightarrow b_{1}+b_{2}+b_{4} \neq 1 \vee b_{3} \neq 0$. $\}$

Now, the morphing parameters $a_{i}$ and $b_{i}, i=1, \ldots, 4$ must satisfy Eqs. (3.2-3.4) and either Eq. (3.5) or Eq. (3.6). In particular, one immediately sees that the values of $a_{i}$ are completely determined by Eqs. (3.2a, 3.3a, 3.4a). After straightforward calculations, a possible choice is $a_{1}=0$, $a_{2}=0, a_{3}=1$, and $a_{4}=0$. Notice furthermore that, for the chosen values for $a_{i}$, Eq. (3.6) has no solutions in that $a_{3} \neq 0$. This implies that the remaining parameters $\left(b_{1}, b_{2}, b_{3}\right.$, and $b_{4}$ ), must satisfy Eqs. (3.2b, $3.3 \mathrm{~b}, 3.4 \mathrm{~b})$ and Eq. (3.5), i.e., $\left(b_{3}=1 \wedge b_{1}+b_{2}+b_{4}=0\right) \wedge\left(b_{4} \neq 0 \vee\right.$ $\left.b_{1}+b_{2} \neq 0\right) \wedge\left(b_{1} \neq 0 \vee b_{2}+b_{4} \neq 0\right) \wedge\left(b_{2} \neq 0 \vee b_{1}+b_{4} \neq 0\right)$.

Simple calculations lead one to deduce that the unknown parameters have to lay on the plane $\pi$ defined by $b_{1}+b_{2}+b_{4}=0$ with $b_{1} \neq 0$, $b_{2} \neq 0$, and $b_{4} \neq 0$, as it is shown in Fig. 2(a), where the forbidden values are marked by the blue, red, and black straight lines $l_{1}-l_{3}$.

Panel (b) of Fig. 2 reports the numerical simulations of Eq. (2.1) with the input voltages $V_{A}$ and $V_{B}$ obtained through the morphing parameters $a_{1}=a_{2}=a_{4}=0, a_{3}=b_{3}=1, b_{1}=b_{2}=-1, b_{4}=2$ (i.e., the possible solution discussed above). All our simulations have been performed using the Euler integration method, with integration time step $h=0.01$ unit time. The full simulation ( $2 * 10^{6}$ integration time step's units) is actually divided in four equally long time intervals (each one made of $0.5 * 10^{6}$ integration steps), which are separated with vertical dashed lines. Each of such intervals corresponds to one of the four different settings of the input signals $\left(\left(I_{1}, I_{2}\right)=(R, R),\left(I_{1}, I_{2}\right)=(R, S),\left(I_{1}, I_{2}\right)=\right.$ $(S, R)$, and $\left(I_{1}, I_{2}\right)=(S, S)$ ), as specified on top of the curve of $O(t)$ (last row of panel b). Furthermore, red and blue colors are used to refer to the $R$ (1-state) and $S$ (0-state) signals, respectively. It is seen that the computational unit correctly processes all logical operations, with a rather little transient needed to pass from one state to the other (visible in the two gray regions of the time evolution of $O(t)$ located at the very beginning of the simulation and after $1.5 * 10^{6}$ integration steps), which is the time needed by the system from desynchronizing from a dynamical state and to re-synchronize to the other.

In order to quantify the accuracy, or precision, with which the computation task is performed, one can adopt the following procedure. One first fixes an observation time window $\Delta_{1} t$ (in our case $\Delta_{1} t=600$ integration time steps), on which the accuracy measure $0 \leq \Delta(x, y, t) \leq$ 1 is defined in the interval $\left[t, t+\Delta_{1} t\right]$. On its turn, $\Delta(x, y, t)$ is calculated as follows. Initially, the $x$ signal is taken as a reference, and num $(x(t), y(t))$ is calculated as the number of spikes (in the interval $\left[t, t+\Delta_{1} t\right]$ ) featured by the signal $x$ (the local maxima in $x(t)$ which exceed a given threshold) that correspond also to spikes featured by the signal $y$ around the same spiking time (i.e., for each spike in $x$ at time $t_{j} \in$ $\left[t, t+\Delta_{1} t\right]$ one searches for the existence of a spike in $y$ in the interval $\left[t_{j}-\Delta_{2} t, t_{j}+\Delta_{2} t\right]$, with $\Delta_{2} t=100$ integration time steps in our case). The same process is repeated, taking $y$ as reference signal, for the calculation of $\operatorname{num}(y(t), x(t))$. Let us furthermore denote with $n_{s}(x(t))$ and $n_{s}(y(t))$ the total number of spikes featured by the signals $x$ and $y$, respectively, within the interval $\left[t, t+\Delta_{1} t\right]$. Then, one has $\Delta(x, y, t)=$ $\frac{\operatorname{num}(x(t), y(t))+n u m(y(t), x(t))}{n_{S}(x(t))+n_{3}(y(t))}$. $n_{s}(x(t))+n_{s}(y(t))$
In our case, we consider
$\operatorname{Sync}(t) \equiv \Delta(O(t), R, t)$,
which implies $\operatorname{Sync}(t) \sim 1$ when $O(t)=R$ and $\operatorname{Sync}(t) \sim 0$ when $O(t)=S$. Fig. 2(c) reports $\operatorname{Sync}(t)$ for our simulations of the OR gate, from which


Fig. 2. (Colour online) The OR gate. (a) Plot of the family of solutions available for the coefficients $b_{1}, b_{2}$, and $b_{4}$. Red, blue, and black straight lines represents the forbidden values for $\left\{b_{1}, b_{2}, b_{4}\right\}$, respectively, in particular $b_{1} \neq 0$, $b_{2} \neq 0$, and $b_{4} \neq 0$. (b) Numerical simulations of Eq. (2.1) for $a_{1}=a_{2}=a_{4}=$ $0, a_{3}=b_{3}=1, b_{1}=b_{2}=-1, b_{4}=2$. The panel reports the time evolution of the $R(t)$ (first row), $S(t)$ (second row), $I_{1}(t)$ (third row), $I_{2}(t)$ (fourth row), and $O$ $(t)$ (fifth row) signals. Red and blue colors are used to plot the signals which are synchronized to $R(t)$ (1-state), and $S(t)$ ( 0 -state), respectively. The gray color is used to plot the signal during the transition between the two states. The vertical lines separate time intervals where different inputs are used, i.e., $\left(I_{1}, I_{2}\right)=$ $(R, R),\left(I_{1}, I_{2}\right)=(R, S),\left(I_{1}, I_{2}\right)=(S, R)$, and $\left(I_{1}, I_{2}\right)=(S, S)$. (c) The computation accuracy measure [see Eq. (3.7)]. The red and blue background colors stays for the $R$ and $S$ state featured by the signal $O(t)$, respectively. Time is reported in units of the integration step.
and one can see that the computation is indeed quite accurate.

### 3.3. The universal NAND Gate

The logical gate NAND is a gate of particular importance, since it has the property (together with the NOR gate) of functional completeness, and for this it is called universal. It is possible, indeed, to demonstrate that any Boolean function can be implemented using only NAND gates [15], and therefore implementing efficiently the NAND operation
corresponds, in practice, to being able of performing any computational task, i.e., of constructing a universal Turing machine [16]. The NAND gate produces an output signal $O(t)$ which is $S$ (0-state) for $I_{1}=I_{2}=R$ ( $p=q=1$ ) and $R$ otherwise, as it can be seen in Table 1.

With the same procedure adopted in the previous subsection, the following set of equations is obtained for the morphing coefficients:

- $\left(I_{1}, I_{2}\right)=(S, S) \rightarrow O(t)=R$,
a) $\left.O(t)=V_{A} \rightarrow a_{3}=1 \wedge a_{1}+a_{2}+a_{4}=0\right\}$
b) $\quad V_{A} \not \approx V_{B} \rightarrow b_{3} \neq 1 \vee b_{1}+b_{2}+b_{4} \neq 0$. $\}$
- $\left(I_{1}, I_{2}\right)=(R, S) \rightarrow O(t)=R$,
$\left.\begin{array}{l}\text { a) } \quad O(t)=V_{A} \rightarrow a_{1}+a_{3}=1 \wedge a_{2}+a_{4}=0 \\ \text { b) } \quad V_{A} \not \approx V_{B} \rightarrow b_{1}+b_{3} \neq 1 \vee b_{2}+b_{4} \neq 0 .\end{array}\right\}$
- $\left(I_{1}, I_{2}\right)=(S, R) \rightarrow O(t)=R$,
$\left.\begin{array}{l}\text { a) } O(t)=V_{A} \rightarrow a_{2}+a_{3}=1 \wedge a_{1}+a_{4}=0 \\ \text { b) } \quad V_{A} \not \approx V_{B} \rightarrow b_{2}+b_{3} \neq 1 \vee b_{1}+b_{4} \neq 0 .\end{array}\right\}$
The remaining logical operation $\left(I_{1}, I_{2}\right)=(R, R) \rightarrow O(t)=S$, is guaranteed for either one of the two following conditions:
- Condition 2.4, $V_{A} \approx V_{B}$
$\rightarrow a_{1}+a_{2}+a_{3}=b_{1}+b_{2}+b_{3} \wedge a_{4}=b_{4}$.
- Condition 2.5,
$\left.\begin{array}{l}\text { a) } \quad O(t)=V_{A} \rightarrow a_{1}+a_{2}+a_{3}=0 \wedge a_{4}=1 . \\ \text { b) } \quad V_{A} \not \approx V_{B} \rightarrow b_{1}+b_{2}+b_{3} \neq 0 \vee b_{4} \neq 1 .\end{array}\right\}$
Therefore, the parameters $a_{i}$ and $b_{i}, i=1, \ldots, 4$, must satisfy Eqs. (3.8-3.10) and no matter which one of Eqs. (3.11,3.12). Once again, the coefficients of $V_{A}$ are completely determined by Eqs. (3.8a, 3.9a, 3.10a). A possible choice is $a_{1}=0, a_{2}=0, a_{3}=1$, and $a_{4}=0$, which make Eq. (3.12) impossible to be satisfied, since $a_{4} \neq 1$. The remaining parameters ( $b_{1}, b_{2}, b_{3}$, and $b_{4}$ ) must therefore satisfy Eqs. (3.8b, 3.9b, 3.10b) and Eq. (3.11), i.e., $\left(b_{4}=0 \wedge b_{1}+b_{2}+b_{3}=1\right) \wedge\left(b_{3} \neq 1 \vee b_{1}+b_{2} \neq 0\right) \wedge\left(b_{1}+\right.$ $\left.b_{3} \neq 1 \vee b_{2} \neq 0\right) \wedge\left(b_{2}+b_{3} \neq 1 \vee b_{1} \neq 0\right)$.

Straightforward calculations allow one to deduce that the parameters $b_{i}(i=1,2,3)$ must lay on the plane $b_{1}+b_{2}+b_{3}=1$ with $b_{1} \neq 0$, $b_{2} \neq 0$, and $b_{3} \neq 1$. The results of our simulations are reported in Fig. 3 (a). The first two rows show the temporal evolution of the uncontrolled signals $R$ and $S$, respectively, while the third, fourth and fifth row report the controlled inputs $I_{1}$ and $I_{2}$ and the output $O(t)$, for $a_{1}=a_{2}=a_{4}=$ $b_{3}=b_{4}=0, a_{3}=1, b_{1}=2$, and $b_{2}=-1$. The same color stipulations have been used as in Fig. 2. The synchronization level is shown in Fig. 3 (b).

### 3.4. The other logical gates

The procedure described in Section 3.1 can be straightforwardly applied to implement all other Boolean logical gates. It should be remarked that, in all cases, the resulting set of equations defines a family of solutions for the morphing parameters. In Table 3 we have indicated one of the possible solutions for each of the 16 gates. Furthermore, Fig. 4 reports the quality of computation [Eq. (3.7)] obtained in our simulations when the morphing parameters are set to the values reported in Table 3, and one can see that, in all cases, the computation is performed in a rather accurate way.


Fig. 3. (Colour online) The NAND gate. (a) Numerical simulations of Eq. (2.1) with $a_{1}=a_{2}=a_{4}=b_{3}=b_{4}=0, a_{3}=1, b_{1}=2$, and $b_{2}=-1$. From the first to the fifth row: time evolution of the $R, S, I_{1}, I_{2}$, and $O(t)$ signals. Red and blue colors indicate the $R$ (1-state), $S$ ( 0 -state), and the gray color is used to plot the output signal during the transition between $R$ and $S$. The vertical lines separate the different inputs, i.e., $\left(I_{1}, I_{2}\right)=(R, R),\left(I_{1}, I_{2}\right)=(R, S),\left(I_{1}, I_{2}\right)=(S, R)$, and $\left(I_{1}, I_{2}\right)=(S, S)$. (b) The computation accuracy measure [see Eq. (3.7)]. Red and blue background colors indicate $R$ (1-state) and $S$ ( 0 -state), respectively. Time is reported in units of the integration step.

## 4. Conclusions

In summary, we have given evidence that computation abilities emerge spontaneously from adaptive synchronization of dynamical systems. Namely, we have considered an ensemble of spiking neurons (each one obeying the Hodgkin-Huxley model) subjected to a common source of noise and interacting in a directed graph via a coupling that adapts itself to the synchronization level between two input signals.

We have demonstrated that such neurons can be used as the basic computational units for realizing all the 16 Boolean logical gates with two inputs and one output. This is realized by a suitable tuning of a set of parameters which provide therefore a morphing gate, i.e., a logical gate able to switch from one to another of such 16 logical functions.

Specifically, we have explicitly extracted a possible solution for the NAND gate, which has the property of functional completeness. This implies that our framework for computation is able to implement any Boolean function and/or operation and to perform, in principle, any computational task as a universal Turing machine.

Our results are of value, in that they potentially enlighten mechanisms at the basis of bio-computation processes. Moreover, it is important to remark that computation is, in our framework, an emergent feature and as so it is not limited to only binary Boolean logic, but it can be extended to a larger number of states (by having several reference signals R, as it was demonstrated in Ref. [10]) in order to perform multiple-input Boolean and even non-Boolean operations.


Fig. 4. (Colour online) The 16 Boolean logic gates with two inputs and one output. The computation accuracy [Eq. (3.7)] for all the 16 Boolean logical gates. The morphing parameters used in the simulations are reported in Table 3. Red and blue background colors indicate the $R$ ( 1 -state) and $S$ ( 0 -state) regions, respectively. In all cases, vertical lines separate the different inputs, i.e., $\left(I_{1}, I_{2}\right)=(R, R),\left(I_{1}, I_{2}\right)=(R, S),\left(I_{1}, I_{2}\right)=(S, R)$, and $\left(I_{1}, I_{2}\right)=(S, S)$. If compared with the truth Table 1 , one sees that the computation is performed accurately in all cases. In all plots, time is reported in units of the integration step.

## Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## Data availability

No data was used for the research described in the article.

## Acknowledgements

Authors would like to thank Massimiliano Zanin, David Papo, Irene Sendiña-Nadal, and Zhang Shenggui for many inspiring discussions. J. Y. acknowledges support from China Scholarship Council (No. 202106290085). Work partially supported by projects PGC2018-101625-B-I00 (Spanish Ministry, AEI/FEDER, UE) and M1993 (URJC Grant). The usage of the resources, technical expertise, and assistance provided by the supercomputer facility CRESCO of ENEA in Portici (Italy) is also acknowledged.

## References

[1] Boole G. The mathematical analysis of logic. Philosophical Library; 1847.
[2] Shannon CE. A symbolic analysis of relay and switching circuits. Electr Eng 1938; 57(12):713-23.
[3] Vandoorne K, Mechet P, Van Vaerenbergh T, Fiers M, Morthier G, Verstraeten D, Schrauwen B, Dambre J, Bienstman P. Experimental demonstration of reservoir computing on a silicon photonics chip. Nat Commun 2014;5(1):1-6.
[4] Haynes ND, Soriano MC, Rosin DP, Fischer I, Gauthier DJ. Reservoir computing with a single time-delay autonomous boolean node. Phys Rev E 2015;91(2): 020801.
[5] Du C, Cai F, Zidan MA, Ma W, Lee SH, Lu WD. Reservoir computing using dynamic memristors for temporal information processing. Nat Commun 2017;8(1):1-10.
[6] Pathak J, Hunt B, Girvan M, Lu Z, Ott E. Model-free prediction of large spatiotemporally chaotic systems from data: a reservoir computing approach. Phys Rev Lett 2018;120(2):024102.
[7] Gauthier DJ, Bollt E, Griffith A, Barbosa WAS. Next generation reservoir computing. Nat Commun 2021;12(1):1-8.
[8] Zanin M, Del Pozo F, Boccaletti S. Computation emerges from adaptive synchronization of networking neurons. PLoS One 2011;6(11):e26467.
[9] Zanin M, Papo D, Sendiña-Nadal I, Boccaletti S. Computation as an emergent feature of adaptive synchronization. Phys Rev E 2011;84(6):060102.
[10] Zanin M, Papo D, Boccaletti S. Computing with complex valued networks of phase oscillators. EPL (Europhys Lett) 2013;102(4):40007.
[11] Hodgkin AL, Huxley AF. A quantitative description of membrane current and its application to conduction and excitation in nerve. J Physiol 1952;117(4):500.
[12] Zhou C, Kurths J. Noise-induced synchronization and coherence resonance of a hodgkin-huxley model of thermally sensitive neurons. Chaos: an interdisciplinary Journal of Nonlinear Science 2003;13(1):401-9.
[13] Zhou CS, Kurths J, Allaria E, Boccaletti S, Meucci R, Arecchi FT. Constructive effects of noise in homoclinic chaotic systems. Phys Rev E 2003;67(6):066220.
[14] Lai YM, Porter MA. Noise-induced synchronization, desynchronization, and clustering in globally coupled nonidentical oscillators. Phys Rev E 2013;88(1): 012905.
[15] Sheffer HM. A set of five independent postulates for boolean algebras, with application to logical constants. Trans Am Math Soc 1913;14(4):481-8.
[16] Turing AM. On computable numbers, with an application to the entscheidungsproblem. Proc Lond Math Soc 1937;s2-42(1):230-65.


[^0]:    * Corresponding author at: Universidad Rey Juan Carlos, Calle Tulipán s/n, Móstoles 28933, Madrid, Spain.

    E-mail address: david.aleja@urjc.es (D. Aleja).
    ${ }^{1}$ J.Y and E.P. equally contributed to the Manuscript
    https://doi.org/10.1016/j.chaos.2022.112448
    Received 17 June 2022; Accepted 11 July 2022
    Available online 19 August 2022
    0960-0779/© 2022 Elsevier Ltd. All rights reserved.

